



## RESEARCH ARTICLE

# Low power three-stage OTA using reverse nested frequency compensation without nulling resistor

Vaibhav\*, Raj K. Tiwari

## Abstract

This study introduces a novel reverse nested miller compensated high gain three-stage operational transconductance amplifier (OTA) that exhibits lower power consumption and maximum allowable voltage swing. In this context, two amplifiers have been employed. The initial amplifier employs PMOS as the primary amplifying component, with a specified  $I_{DD}$  value of 200 nA. In the subsequent stages, the second and third amplifiers are biased to operate at a current 2 times  $I_{DD}$ . These operations are conducted within a 45 nm cadence virtuoso environment. The other three-stage amplifier employs PMOS as the primary amplifier, with a bias current ( $I_{DD}$ ) of 4  $\mu$ A. In a 90 nm cadence virtuoso environment, both the second and third stages are biased to operate at a current of 5 times  $I_{DD}$ . The primary design criteria introduced in this design approach are gain, phase margin, and power consumption, which are thoroughly stated. The circuits undergo Monte Carlo and corner evaluations, and the findings are deliberated about in the conclusion of the research. In order to attain the greatest allowable voltage swing, these amplifiers are fabricated with  $V_{DD}$  values of 500 and 900 m. The output voltage is set to a constant value of  $V_{DD}/2$ .

**Keywords:** Low power, Three stages, Reverse nested miller compensation, Without nulling resistor

## Introduction

The operational transconductance amplifier (OTA) is common in mixed-mode and analog circuits. The intrinsic gain of metal-oxide-semiconductor field-effect transistors (MOSFETs) is reduced due to enhanced complementary metal-oxide-semiconductor (CMOS) technology and the reduction in component size, whereas the industry trend is towards higher frequency and resolution. Therefore, the necessity for high-gain and high-speed OTA is inevitable (Pude, M., et al. 2007), (Fordjour et al., 2020). As a result, research on the design problems with multistage amplifiers is still ongoing (Nguyen, R., 2010), (Giustolisi, G, 2017), (Ranjbar, E. 2017), (Riad, J., 2019), (Fordjour et al., 2020). To deal with this issue, two main strategies are suggested. More high-gain and high-speed OTAs are intended to be implemented

using cascode and cascade setups. The cascode approach is suitable for high supply voltages because the cascode transistor limits output swing. However, cascade and multistage OTAs function better in low-voltage applications. Because of higher number of poles and zeros, this approach requires additional power dissipation and must be adjusted. In order to avoid stability problems and obtain a sufficient phase margin (PM), the major focus of multistage amplifier design is to conduct adequate frequency compensation (Biabanifard, S., 2018).

In multistage amplifiers, complicated frequency compensation schemes are required for the closed-loop stability criterion. This discussion centers around two arrangements, namely nested Miller compensation and reverse nested Miller compensation, which are commonly employed in the compensation frequency of three-stage amplifiers. (Eschauzier, 1995). The nested Miller compensation technique and its numerous variations (You, F., Embabi, 1997), (Leung, K.N. 2001), (Peng, X. 2002), (Ramos, J. 2004), (Peng, X. 2005), (Grasso, A.D., 2007) the amplifier is characterized by its slow response and high power consumption, necessitating the use of compensation capacitors that are proportional to the load. (Leung, K.N., 2001), (Fordjour et al., 2020), rendering such a structure unsuitable for our intended application. The load capacitor and the compensation capacitor load the output node in the NMC structure, producing a more dominant pole. Regarding GBW, this problem reduces frequency response (Biabanifard, S., 2018).

Department of Physics and Electronics, Dr RML Awadh University, Ayodhya, Uttar Pradesh, India.

**\*Corresponding Author:** Vaibhav, Department of Physics and Electronics, Dr RML Awadh University, Ayodhya, Uttar Pradesh, India, E-Mail: vaibhav43309@gmail.com

**How to cite this article:** Vaibhav, Tiwari, R.K. (2023). Low power three-stage OTA using reverse nested frequency compensation without nulling resistor. The Scientific Temper, 14(4):1202-1211.

Doi: 10.58414/SCIENTIFICTEMPER.2023.14.4.22

**Source of support:** Nil

**Conflict of interest:** None.

Another popular compensation method for multistage amplifiers is reverse nested frequency compensation (RNMC). The non-dominant poles can be separated from the dominant poles in order to get a greater distance from unity gain frequency. Utilization of the Miller capacitance is employed. Although RNMCs have good stability, they use more power and have very little bandwidth. The RNMC was essentially developed to circumvent the output load capacitor issue that plagues the nested miller approach (Palumbo, G. 2002), (Eschauzier, 1995). Since the compensation capacitances are not loaded on the output nodes, RNMC often has low power requirements and greater bandwidth.

### Design Techniques

The initial stage in constructing the compensation network involves doing an analysis of the open loop transfer function for the specified topology. The analysis can be conducted by evaluating the small-signal circuits that are equivalent. In these circuits, the parameters  $G_{mi}$ ,  $R_{oi}$ , and  $C_{oi}$  represent the  $i$ th stage's transconductance, resistance, and equivalent output capacitances, respectively. Additionally,  $C_L$  denotes the load capacitance. The transfer function will be executed under the premise that the closed-loop gain ( $C_L$ ), the capacitance values of  $C_{C1}$  and  $C_{C2}$ , are considerably greater than the output capacitance ( $C_{oi}$ ). Additionally, it is assumed that the gain of each stage ( $A_{vi} = G_{mi} R_{oi}$ ) is significantly greater than one to maintain accuracy while simplifying the calculation. The higher frequency poles will be disregarded because of the presence of parasitic capacitances (Grasso, A.D., 2007)

The capacitive feedback loop stabilizes the amplifier in reverse nested Miller compensation by supplying negative feedback. Capacitive feedback, however, indicates an internal loading within the amplifier. Because the feed-forward current *via* these compensation capacitors is out of phase with the current entering the loading capacitor, the feed-forward effect they produce results in a right half plane (RHP) zero (R. Mita, G, 2001). In response to this finding, we included a nulling resistor. The nulling resistor blocks the feed-forward routes. As a result, it can prevent the compensating capacitor from rapidly pulling down the first stage form's output impedance. As a result, the nulling resistor decreases the first stage gain drops at high frequency, increasing the phase margin. (Ho, K.P., 2003). Although in this particular paper the RNMC structure is adopted is conceptually same as suggested in (Grasso, A.D., 2007), (Grasso, A.D., 2010) with a similar open loop transfer function and amplifier topology, but the difference in technology and implementation by putting value of nulling resistor  $R_c = 0$ . This RNMC structure is designed for low supply voltage, lower power consumption and maximum allowable voltage swing.

$$\omega_{p1} \cong \frac{1}{C_{C1} r_{o1} g_{m2} r_{o2} g_{m3} r_{o3}} \quad (1)$$

$$A_0 = -g_{m1} r_{o1} g_{m2} r_{o2} g_{m3} r_{o3} \quad (2)$$

Where  $A_0$  is the Gain

Therefore, the GBW is

$$\omega_{GBW} = |A_0| \omega_{p1} = \frac{g_{m2}}{C_{C1}} \quad (3)$$

$$g_{mvf} = g_{m8} \quad (4)$$

In order to attain a push pull O/P stage after simplification  $A_{VS}$  is as mentioned in (Grasso, A.D., 2010) without nulling resistor  $R_c$ .

$$A_{VS} = \frac{A_0}{\left(1 + \frac{s}{\omega_{p1}}\right)} \frac{1 + s \left[ \frac{C_{C2} (g_{mvf} - 1)}{g_{m6} g_{m8}} + \frac{C_{C1}}{g_{m6} g_{m8} R_{o2}} \right] - s^2 \frac{C_{C1} C_{C2}}{g_{m6} g_{m8}}}{1 + s \left[ \frac{C_L C_{C2}}{g_{m8} C_{C1}} + \frac{C_{C2}}{g_{m8}} + \frac{C_{C2} (g_{mvf} - 1)}{g_{m6} g_{m8}} \right] + s^2 \frac{C_{C2} C_L}{g_{m6} g_{m8}}} \quad (5a)$$

Now putting (4) into (5a)

$$A_{VS} = \frac{A_0}{\left(1 + \frac{s}{\omega_{p1}}\right)} \frac{1 + s \frac{C_{C1}}{g_{m6} g_{m8} R_{o2}} - s^2 \frac{C_{C1} C_{C2}}{g_{m6} g_{m8}}}{1 + s \frac{C_L C_{C2}}{g_{m8} C_{C1}} + s^2 \frac{C_{C2} C_L}{g_{m6} g_{m8}}} \quad (5b)$$

The design process typically begins with determining the system's transconductance for first stage  $g_{m1}$ ,  $g_{m2}$ , which is selected to satisfy the random offset's noise requirement or standard deviation due to mismatches. Subsequently, the value of  $C_{C1}$  is acquired by establishing the necessary gain bandwidth product. The setting of  $C_{C2}$  is determined to mitigate the presence of peaks in the frequency response.

The rightmost estimate is valid if  $C_L \gg C_{C1}$ . It is worth noting that unlike other compensation techniques (Grasso, A.D., 2007) (Leung, K.N., 2001) where  $C_{C2}$  is directly proportional to  $C_L$ . The  $C_{C2}$  method is predicated on the assumption of small values when strong capacitive loads are present, resulting in a significant reduction in silicon area. Moreover, in contrast to typical NMC topologies, where a greater  $g_{m6}$  value is considered preferable for amplifier performance, the transconductance value of the last stage is determined to achieve practical values for  $C_{C2}$ .

For the sake of achieving simplicity among all the solution it is conceivable we set (Grasso, A.D., 2010).

$$\phi = \tan^{-1} \frac{G_{NM2} C_{C1}^2 - G_{NM2}^2 C_L C_{C2}}{G_{NM1} G_{NM2} C_L C_{C2}} \quad (6)$$

Where  $G_{NM1} = \frac{g_{m2}}{g_{m8}}$  and  $G_{NM2} = \frac{g_{m6}}{g_{m8}}$

To maintain asymptotic stability, the transconductance of the second stage must be significantly greater than that of the first stage. Finally, it should be observed that, in contrast to NMC  $g_{m6}$ , the variable in question has the potential to take on any value, regardless of its convenience, including values that are less than  $g_{m2}$ .

$$\text{Further,} \\ \text{FOM}_s = \frac{\omega_{GBW} C_L}{\text{power}} \quad (7)$$

$$\text{IFOM}_s = \frac{\omega_{GBW} C_L}{I_{DD}} \quad (8)$$

The simplified schematic (1) of three stages OTA is realized and implemented in this paper using 45 and 90 nm

cadence virtuoso environment. This paper is an adaptation of (Grasso, A.D., 2007) and (Grasso, A.D., 2010). The three stage OTA is simulated under cadence virtuoso environment by fixing output level at  $V_{DD}/2$  so that to provide maximum voltage allowable voltage swing, by doing so we are getting overall better response, for frequency compensation RNMC methodology is used by using two compensation capacitor i.e.  $C_{C1}$  and  $C_{C2}$ ,  $C_L \gg C_{C2}$  and comparable to  $C_{C1}$ .

The initial phase consists of a PMOS differential pair, denoted as Q1-Q2, and a current mirror load, represented as Q3-Q4. The second stage is implemented as an inverting stage using transistors Q5 and Q6, while the final inverting stage consists of transistors Q7 through Q10. The feed-forward stage of the  $g_{mff}$  is created by utilizing the active load transistor Q10 from the previous stage, where its gate is coupled to the output of the first stage. Furthermore, in this configuration, Q9 and Q10 function as a pseudo class AB output stage that is capable of driving the load capacitor  $C_L$ .

First parameter sets for p type OTA in 45 nm environment for  $V_{DD}$  of 500 mv and  $I_D$  of 200 nA for  $g_{m1} = g_{m2} = 2.77 \mu A/V$  and  $C_{C1} = 1.5$  pF. Then, to obtain phase margin around  $60^\circ$  we set  $g_{m6} = 13.86 \mu A/V$ . We set  $g_{m6} = 13.86 \mu A/V$   $g_{m8} = 15.48 \mu A/V$   $g_{m10} = 14.3 \mu A/V$ . The compensation capacitor  $C_{C2}$  was ultimately adjusted to a value of 0.4 pF through computer simulation. Similarly, the compensation capacitors  $C_{C1}$  and  $C_{C2}$  were fine-tuned to 1.5 and 0.4 pF, respectively. The drain current of Q1 and Q2 was set to 100 nA, while the drain current of the second and third stages reached 400 nA, resulting in a total current consumption of 1.4  $\mu A$ . The dimensions of transistors are presented in Table 1. Figure 1 illustrates the simulated open loop frequency response of the amplifier. The DC gain is measured to be 77.9 (dB). The gain-bandwidth product was measured to be 0.610 KHz, while the phase margin was determined to be  $60.78^\circ$ .

Second parameter sets for p-type OTA in 90 nm environment for  $V_{DD}$  of 900 mv and  $I_D$  of 4A  $\mu g_{m1} = g_{m2} = 30.747 \mu A/V$  and  $C_{C1} = 2$  pF. Then, to obtain phase margin around  $60^\circ$  we set  $g_{m6} = 111.179 \mu A/V$ . we set  $g_{m6} = 111.179 \mu A/V$   $g_{m8} = 123.46 \mu A/V$   $g_{m10} = 144.352 \mu A/V$ . The compensation capacitor  $C_{C2}$  was ultimately adjusted to a value of 0.48 pF. The compensation capacitors CC1 and CC2 were fine-tuned through computer simulation to 2 and 0.5 pF, respectively. This adjustment

Table1(a): Transconductance

Transconductance	45 nm
$g_{m0}$	5.33
$g_{m1}, g_{m2}$	2.77
$g_{m3}, g_{m4}$	2.89
$g_{m5}$	12.89
$g_{m6}$	13.86
$g_{m7}, g_{m9}$	14.27
$g_{m8}$	15.48
$g_{m10}$	14.3

Table1(b): Transconductance

Transconductance	90 nm
$g_{m0}$	62.25
$g_{m1}, g_{m2}$	30.7149
$g_{m3}, g_{m4}$	12.52
$g_{m5}$	253.005
$g_{m6}$	111.89
$g_{m7}, g_{m9}$	229.9
$g_{m8}$	127.92
$g_{m10}$	158.55




Figure 1: Three stage OTA with reverse nested frequency compensation

**Table 2:** Main performance parameter

Technology	45 nm	90 nm
Supply voltage ( mv)	500	900
Gain (dB)	77.9	104.7
UGB (MHz)	.610	7.0605
Phase Margin (Degrees)	61.56°	60.78°
Compensation capacitor (pF)	2	2.3
Current	200 nA	4 μA
Power dissipation	857.621 nW	53.89 μW
CMRR(dB)	56	76
PSRR (dB)	69.24	53.27
Offset voltage error (mv)	17.86	13.34
Input noise	1.005 μV/sqr(Hz)	587.46 nV/sqr(Hz)
FOMs	1422 MHz.pF/μW	298.7 MHz.pF/mW

**Table 3(a):** Monte Carlo analysis

Monte Carlo 45 nm	Mean	Median	Standard deviation
Gain	5.24	8.384	27.58
CMRR	51.98	53.5	5.067
PSRR	-67.31	-65.98	10.32
Power consumption	2.002μ	823.7n	1.754μ

Population Size -2000

**Table 3(b):** Monte Carlo analysis

Monte Carlo 90 nm	Mean	Median	Standard deviation
Gain	5.326	3.598	25.01
CMRR	43.2	44.02	27.11
PSRR	-36.52	-34.27	10.19
Power consumption	52.09μ	78.41μ	33.39μ

Population Size -2000

**Table 4(a):** Corner analysis

Corner analysis 45 nm	Min	Max	Mean	Median	Standard deviation
Gain	32.15	77.44	55.18	53.21	10.97
Phase	33.4	82.9	66.38	69.09	11.02
CMRR	38.67	59.07	51.98	53.5	5.067
PSRR	-88.06	-30.07	-51.75	-50.08	13.37
Power consumption	11.04 nW	22.02 μW	4.906 μW	857.6 nW	6.789 μW

**Table 4(b):** Corner analysis

Corner analysis 90 nm	Min	Max	Mean	Median	Standard deviation
Gain	6.412	104.8	49.85	50.78	26.13
Phase	60.68	113.9	79.18	79.53	17.29
CMRR	4.347	98.54	62.04	74.94	30.94
PSRR	68.81	7.24	-39.34	-51.47	26.19
Power consumption (μW)	21.26	105	59.48	54.81	23.48









resulted in the drain current of Q1 and Q2 being set at 4 μA, while the drain current of the second and third stages reached 16 μA. Consequently, the total current consumption was successfully achieved at 52 μA. The dimensions of transistors are presented in a table. Figure 1 displays the simulated open loop frequency response of the amplifier. The DC gain is measured to be 104.7 (dB). The bandwidth product of the amplifier was measured to be 7.065 MHz, while the phase margin was determined to be 61.56°.

### Experimental Result

The transconductance of all the transistors for both technologies is mentioned in Tables 1(a) and 1(b) All the experimental outcomes performed in to the 45 and 90 nm cadence virtuoso environments for both technologies, respectively, are mentioned in Table 2 and Figure 2 shows the graphical representation of different performance parameter for both the technology. After applying a supply voltage is 1 mv  $V_{pp}$  in both technologies, the transient response is 500 and 900 mv in. For lower values of supply voltage, i.e. 500 and 900 mv, 77.9 and 104.7 dB gain is achieved, where 2 and 2.3pF of compensation capacitor is used for achieving the phase margin of 61.56° and 60.78° for both the technologies, which is our required phase margin for this lower value of compensation capacitor. The values of the compensation capacitor is further reduced by increasing the current of the second and third stages, respectively but the circuit will consume more power so there is trade-off in between the compensation capacitor (phase margin) and power consumption. Power consumption is 857.62 nW and 53.89 μW for both technologies, respectively.


### Monte Carlo Analysis

Monte Carlo simulation is a computational technique that leverages statistical distributions to realistically mimic






## Transient analysis




(e)




(e)

## Input noise



(f)



(f)

Figure 2: Graphs for different performance parameter

the effects of mismatching and process variation. Each parameter is stochastically determined using a statistical distribution model for every simulation iteration. Through the utilization of this research, it is possible to ascertain the geographical area in which our circuit will exhibit the highest frequency of operation. The three-stage CMOS OTA is subjected to a Monte Carlo simulation to evaluate its gain, common-mode rejection ratio (CMRR), power supply rejection ratio (PSRR), and power consumption. The simulations were conducted with a total population size of 2000 individuals. The statistical measures of mean, median, and standard deviation for the parameter are presented in Tables 3 (a and b), whereas Figure 3 displays a histogram illustrating the distribution of the various parameters.

**Corner Analysis**

While simulating a circuit with sets of parameter values that represent the most extreme variation in a manufacturing process, corner analysis offers a convenient technique to measure circuit performance. Corner analysis results can be compared to the permissible performance value range for each set of parameter values. We can make sure that the circuit has the highest yields feasible, so that every combination of parameters yields respectable results. The precise values of the process variables can be used to compute the yields for a fictitious manufacturing

process. However, in actual manufacturing processes, process variables are subject to manufacturing tolerance; they unpredictably fluctuate in the direction of their ideal values. The circuit's overall yields are unknown as a result of the random changes for all of the components combined. Corner analysis examines the performance result produced by the most severe variations in process, voltage, and temperature values (the corners) that are anticipated. With this knowledge, you may assess whether the circuit's performance requirements will be met, even when random process variation combines in the most unfavorable ways.

Tables 4 (a and b) presented here in depict the process corner analysis of a three-stage CMOS OTA built for diverse performance parameters at both 45 and 90 nm technology nodes. In the nominal scenario, all the transistors inside the circuit are operating at their designated speed. The characteristics that are simulated in corner analysis are gain, phase, CMRR, PSRR, power dissipation, with temperature, supply voltage, and compensating capacitor as variable factors.

*Environment set for 45 nm*

Temp- 0, 27, 80  
 VDD- 400, 500, 600 m  
 CC1- 1, 1.5, 2 pF  
 CC2- .4, .5, .6 pF




Figure 3: Histogram representation for Monte Carlo analysis for different performance parameter

**Table 5:** Comparative Analysis of different parameters in Respective years

Author	A.D. Gra sso	Sau Chong	2012	2013	2014	2015	2015	2015	2016	2016	2018	2018	2018	2018	2018	2018	2018	2018	2019	2020	2020	2020	2020	2023	2023	2023	
	Gra sso	Sau Chong	2012	2013	2014	2015	2015	2015	2016	2016	2018	2018	2018	2018	2018	2018	2018	2018	2019	2020	2020	2020	2020	2023	2023	2023	
Year of publication	2007	2012	2012	2013	2014	2015	2015	2015	2016	2016	2018	2018	2018	2018	2018	2018	2018	2018	2019	2020	2020	2020	2020	2023	2023	2023	
Technology (nm)	500	65	65	90	65	65	90	65	65	65	65	90	90	180	180	180	180	180	180	130	130	130	90	45	90	90	
Supply voltage (V)	3	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.2	1.8	1	1	1	1.2	.5	.9	.9	
Dc gain (dB)	109	100	92.1	91	91	100	101.1	72	100	100	99.5	110	110	100	100	72.9	112	120	112	83.46	83.46	83.46	81.6	77.9	104.7	104.7	
Power	.255 mW	.0204 mW	55.2 $\mu$ W	55.2 $\mu$ W	.08 mW	1.56 mW	2.5 mW	.04 mW	90 $\mu$ W	90 $\mu$ W	19 mW	19 mW	23 $\mu$ W	23 $\mu$ W	23 $\mu$ W	-.285 mW	16.7 $\mu$ W	16.7 $\mu$ W	185 $\mu$ W	185 $\mu$ W	185 $\mu$ W	185 $\mu$ W	3.25 mW	857.61 $\mu$ W	53.89 $\mu$ W	53.89 $\mu$ W	
GBW (MHz)	2.4	2	15.1	19.06	19.06	330	121	.62	14.66	14.66	1.35	4.65	6.5	6.5	2.410	14	24.8	14	24.8	1.7	1.7	1.7	193.6	.610	7	7	
Slew rate (V/μs)	1.95/1.8	.65	1.28	1.45	1.45	266.3	487.9	.19	-.85/-.97	-.85/-.97	.85/-.97	1.71	.83	.83	17.25	.8	10	.8	10	.17	.17	.17	327.3	-	-	-	-
Phase margin	580	-	750	590	590	580	63.80	580	67.30	67.30	72.80	570	48.20	48.20	82.60	860	730	860	730	82.360	82.360	82.360	61.80	61.560	60.780	60.780	
CMRR (dB)	79	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	56	76	76	76	
Settling time (%)	497/560	-	870/433	-	-	9.3 ns	75ns @.02	-	30.1/27.6 ns@1	30.1/27.6 ns@1	431/493 100 mV (ns)	.52/.45 us@.1	117/105 ns	117/105 ns	1.4 ns	1	1	1	1	.89 us@1	.89 us@1	.89 us@1	9.1 ns @1	-	-	-	-
Current (μA)	85 (μA)	17	61	80	80	-	-	50	10	10	19.1	17	17	10.6	10.6	10.6	10.6	10.6	112	112	112	112	200	4	4	4	
Input voltage noise	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1.005 uv/√Hz	587.46 nV/√Hz	298.7	298.7	
FOM (MHz. pF/mw)	4706 FOMS	49020 FOMS	273551 FOMS	238250 FOMS	238250 FOMS	1057 FOMS	96.8 FOMS	88571 FOMS	-	-	113 FOMS	970 FOMS	1587 FOMS	1587 FOMS	382.5 FOMS	10.76 FOMS	1485 FOMS	1485 FOMS	1485 FOMS	4.63 GB, CL/ (IDC area) MHzpF / mA-μm2	4.63 GB, CL/ (IDC area) MHzpF / mA-μm2	4.63 GB, CL/ (IDC area) MHzpF / mA-μm2	125.32 FOMS	1422 MHz.pF/√Hz	298.7	298.7	
FOM (V/μs. pF/mW)	3529 FOML	15931 FOML	23188 FOML	18125 FOML	18125 FOML	853.5 FOML	390.3 FOML	-	-	-	419 FOML	12 FOML	20176 FOML	20176 FOML	273.8 FOML	.61 FOML	598 FOML	598 FOML	598 FOML	.87 SR, CL/ (IDC. area) h Vμs.pF/ mA-μm2	.87 SR, CL/ (IDC. area) h Vμs.pF/ mA-μm2	.87 SR, CL/ (IDC. area) h Vμs.pF/ mA-μm2	211.4 FOML	-	-	-	-
PSSR (dB)	75	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	69.24	53.27	53.27	53.27	
Estimated Area (mm2)	-	-	-	-	-	-	-	.008	-	-	-	-	.006	.006	-	-	-	-	-	.006	.006	.006	-	-	-	-	-



Environment set for 90 nm

Temp- 0, 27, 80

VDD- 800, 900, 1000 m,

CC1- 1.2, 1.8, 2.4pF

CC2- .4, .5, .6pF

## Conclusion

The basic RNMC topology is presented for different technologies i.e., 45 and 90 nm. The desired gain, phase, CMRR, and PSRR are achieved with lower supply voltage, bias current, power consumption, and output condition set for  $V_{DD}/2$ . The design and implementation of compensation techniques necessitate a straightforward approach. Given that only passive components are necessary. Specifically, achieving optimal performance necessitates using only two compensation capacitors, both of which should have lower values. Ultimately, a comprehensive analysis is conducted to compare the various options. The selection of transistor size and biasing for the second and third stages in all technologies is determined in order to achieve a compensating capacitor value of around 2 pF.

In (Leung, K.N., 2001) and (Grasso, A.D., 2007) nulling resistor  $R_c$  is used because nulling resistor blocks feed forward paths and it can prevent output impedances of the first stage from being pulled down by compensation capacitor at high frequency. Consequently the nulling resistor improves the phase margin by reducing the first stage gain drop at high frequencies (Ho, K.P., 2003). Although this particular work presented here is exploited by making nulling resistor  $R_c=0$ . Further Monte Carlo analysis result of which is mentioned in Table 3 (a and b) and histogram representation of same is shown in Figure 3 for different performance parameter and Corner analysis result of which is mentioned in Table 4 (a and b) for different variable is performed.

Table 5 represents the comparative study for performance parameters of respective years and work done in this paper. 104.7 dB of gain is achieved for .9 v of power supply which is comparatively good gain for such a low value of power supply in 90 nm technology. Power consumption for this amplifier is 53.89  $\mu$ w for 4  $\mu$ A of biasing current, comparable to all the papers mentioned in Table 5.

77.9 dB of gain for .5 v of power supply is achieved in 45 nm technology this amplifier is biased for 200 nA of current power consumption for this circuit is 857.62 nW, power consumption is lowest among all the work mentioned in Table 5.

Further by (Ho, K.P., Chan, 2003) and (Leung, K.N. 2001) a comparative study is shown for NMC and RNMC with voltage buffer as feedback path with nulling resistor and without nulling resistor where considerable improvement in overall parameters is tabled and makes available room for future work for the OTA presented in this work, will be implemented with the calculated value of nulling resistor  $R_c$

as mentioned (Grasso, A.D., 2007) and providing comparative analysis for improvement in overall parameter.

## Acknowledgment

This work has been done under the supervision of Dr Raj Kumar Tiwari (Professor), Department of Physics and Electronics at Dr Ram Manohar Lohia Awadh University, Ayodhya. I am thankful for his invaluable guidance and support throughout the research process. His expertise and insights were instrumental in shaping the direction and focus of my research.

## References

- Alizadeh Arand, F. and Yavari, M., (2021). A three-stage NMC operational amplifier with enhanced slew rate for switched-capacitor circuits. *Analog Integrated Circuits and Signal Processing*, 106, pp.697-706. <https://doi.org/10.1007/s10470-020-01795-7>
- Aminzadeh, H. and Dashti, M.A., (2019). Dual loop cascode-Miller compensation with damping factor control unit for three-stage amplifiers driving ultralarge load capacitors. *International Journal of Circuit Theory and Applications*, 47(1), pp.1-18. <https://doi.org/10.1002/cta.2563>
- Aminzadeh, H. and Dashti, A., (2015). Hybrid cascode compensation with current amplifiers for nano-scale three-stage amplifiers driving heavy capacitive loads. *Analog Integrated Circuits and Signal Processing*, 83, pp.331-341. <https://doi.org/10.1007/s10470-015-0522-2>
- An improved reversed miller compensation technique for three-stage CMOS OTAs with double pole-zero cancellation and almost single-pole frequency response. *International Journal of Circuit Theory and Applications*, 48(11), pp.1990-2005. <https://doi.org/10.1002/cta.2827>
- Biabanifard, S., Largani, S.M., Biamanifard, A., Biabanifard, M., Hemmati, M. and Khanmohammadi, Z., (2018). Three stages CMOS operational amplifier frequency compensation using single Miller capacitor and differential feedback path. *Analog Integrated Circuits and Signal Processing*, 97(2), pp.195-205. <https://doi.org/10.1007/s10470-018-1117-5>
- Cherry, E.M., (1982). Nested differentiating feedback loops in simple audio amplifiers. *Journal of the Audio Engineering Society*, 30(5), pp.295-305.
- Chong, S.S. and Chan, P.K., (2012). Cross feed-forward cascode compensation for low-power three-stage amplifier with large capacitive load. *IEEE Journal of Solid-State Circuits*, 47(9), pp.2227-2234. 10.1109/JSSC.2012.2194090
- Dong, S. and Zhu, Z., (2018). A transconductance-enhancement cascode Miller compensation for low-power multistage amplifiers. *Microelectronics Journal*, 73, pp.94-100. <https://doi.org/10.1016/j.mejo.2018.01.009>
- Eschauzier, R.G., Kerklaan, L.P. and Huijsing, J.H., (1992). A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure. *IEEE Journal of Solid-State Circuits*, 27(12), pp.1709-1717. 10.1109/4.173096
- Eschauzier, R.G. and Huijsing, J., (1995). *Frequency compensation techniques for low-power operational amplifiers* (Vol. 313). Springer Science & Business Media.
- Fordjour, S.A., Riad, J. and Sánchez-Sinencio, E., (2020). A 175.2-mW 4-stage OTA with wide load range (400 pF–12 nF) using

- active parallel compensation. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 28(7), pp.1621-1629. <https://doi.org/10.1109/TVLSI.2020.2993059>
- Giustolisi, G. and Palumbo, G., (2017). Robust design of CMOS amplifiers oriented to settling-time specification. *International Journal of Circuit Theory and Applications*, 45(10), pp.1329-1348. <https://doi.org/10.1002/cta.2309>
- Giustolisi, G. and Palumbo, G., (2018), May. Non-inverting class-AB CMOS output stage for driving high-capacitive loads. In *2018 IEEE International Symposium on Circuits and Systems (ISCAS)* (pp. 1-4). IEEE. 10.1109/ISCAS.2018.8351164
- Golabi, S. and Yavari, M., (2015). A three-stage class AB operational amplifier with enhanced slew rate for switched-capacitor circuits. *Analog Integrated Circuits and Signal Processing*, 83, pp.111-118. <https://doi.org/10.1007/s10470-015-0513-3>
- Grasso, A.D., Palumbo, G. and Pennisi, S., (2007). Advances in reversed nested Miller compensation. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 54(7), pp.1459-1470. 10.1109/TCSI.2007.900170
- Grasso, A.D., Marano, D., Palumbo, G. and Pennisi, S., (2010). Analytical comparison of reversed nested Miller frequency compensation techniques. *International Journal of Circuit Theory and Applications*, 38(7), pp.709-737. <https://doi.org/10.1002/cta.600>
- Grasso, A.D., Palumbo, G., Pennisi, S. and Di Cataldo, G., (2014), December. High-performance frequency compensation topology for four-stage OTAs. In *2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)* (pp. 211-214). IEEE. 10.1109/ICECS.2014.7049959
- Ho, K. P., Chan, C. F., Choy, C. S., & Pun, K. P. (2003). Reversed nested Miller compensation with voltage buffer and nulling resistor. *IEEE Journal of Solid-State Circuits*, 38(10), 1735-1738. *Integrated Circuits and Signal Processing*, 98(3), pp.633-642. 10.1109/JSSC.2003.817598
- Lee, H. and Mok, P.K., (2003). Active-feedback frequency-compensation technique for low-power multistage amplifiers. *IEEE Journal of Solid-State Circuits*, 38(3), pp.511-520. 10.1109/JSSC.2002.808326
- Leung, K.N. and Mok, P.K., (2001). Analysis of multistage amplifier-frequency compensation. *IEEE transactions on circuits and systems I: fundamental theory and applications*, 48(9), pp.1041-1056. <https://doi.org/10.1109/81.948432>
- Liu, S., Zhu, Z., Wang, J., Liu, L. and Yang, Y., (2018). A 1.2-V 2.41-GHz three-stage CMOS OTA with efficient frequency compensation technique. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 66(1), pp.20-30. <https://doi.org/10.1109/TCSI.2018.2852334>
- Mita, R., Palumbo, G., & Pennisi, S. (2001, May). Reversed nested Miller compensation with current follower. In *ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No. 01CH37196)* (Vol. 1, pp. 308-311). IEEE. 10.1109/ISCAS.2001.921854
- Mojarad, M. and Yavari, M., (2014). A low-power four-stage amplifier for driving large capacitive loads. *International Journal of Circuit Theory and Applications*, 42(9), pp.978-988. <https://doi.org/10.1002/cta.1899>
- Nguyen, R. and Murmann, B., (2010). The design of fast-settling three-stage amplifiers using the open-loop damping factor as a design parameter. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 57(6), pp.1244-1254. <https://doi.org/10.1109/TCSI.2009.2031763>
- Palumbo, G. and Pennisi, S., (2002). Design methodology and advances in nested-Miller compensation. *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, 49(7), pp.893-903. 10.1109/TCSI.2002.800463
- Palumbo, G. and Pennisi, S., (2002). *Feedback amplifiers: theory and design*. Springer Science & Business Media.
- Peng, X. and Sansen, W., (2002), May. Nested feed-forward Gm-stage and nulling resistor plus nested-Miller compensation for multistage amplifiers. In *Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No. 02CH37285)* (pp. 329-332). IEEE. <https://doi.org/10.1109/CICC.2002.1012832>
- Peng, X. and Sansen, W., (2005). Transconductance with capacitance feedback compensation for multistage amplifiers. *IEEE Journal of Solid-State Circuits*, 40(7), pp.1514-1520. 10.1109/JSSC.2005.847216
- Pude, M., Macchietto, C., Singh, P., Burleson, J. and Mukund, P.R., (2007), December. Maximum intrinsic gain degradation in technology scaling. In *2007 International Semiconductor Device Research Symposium* (pp. 1-2). IEEE. <https://doi.org/10.1109/ISDRS.2007.4422541>
- Qin, C., Zhang, L., Zhou, C., Zhang, L., Wang, Y. and Yu, Z., (2016). Dual AC boosting compensation scheme for multistage amplifiers. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 64(8), pp.882-886. 10.1109/TCSII.2016.2614336
- Ranjbar, E. and Danaie, M., (2017). Frequency compensation of three-stage operational amplifiers: Sensitivity and robustness analysis. *Microelectronics journal*, 66, pp.155-166. <https://doi.org/10.1016/j.mejo.2017.06.010>
- Ramos, J. and Steyaert, M.S., (2004). Positive feedback frequency compensation for low-voltage low-power three-stage amplifier. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 51(10), pp.1967-1974. 10.1109/TCSI.2004.835662
- Riad, J., Estrada-López, J.J., Padilla-Cantoya, I. and Sánchez-Sinencio, E., (2020). Power-scaling output-compensated three-stage OTAs for wide load range applications. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 67(7), pp.2180-2192. 10.1109/TCSI.2020.2978515
- Riad, J., Estrada-López, J.J. and Sánchez-Sinencio, E., (2019). Classification and design space exploration of low-power three-stage operational transconductance amplifier architectures for wide load ranges. *Electronics*, 8(11), p.1268. <https://doi.org/10.3390/electronics8111268>
- Xie, Y. and Zhu, Z., (2016). A high speed four-stage operational amplifier in 65 nm CMOS. *Analog Integrated Circuits and Signal Processing*, 86, pp.133-140. <https://doi.org/10.1007/s10470-015-0657-1>
- You, F., Embabi, S.H. and Sanchez-Sinencio, E., (1997). Multistage amplifier topologies with nested G/sub m/-C compensation. *IEEE Journal of Solid-State Circuits*, 32(12), pp.2000-201. <https://doi.org/10.1109/4.643658>
- Zaherfekar, M. and Biabanifard, A., (2019). Improved reversed nested miller frequency compensation technique based on current comparator for three-stage amplifiers. *Analog Centurelli, F., Monsurrò, P., Scotti, G., Tommasino, P. and Trifletti, A., (2020). https://doi.org/10.1007/s10470-019-01405-1*